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Abstract
Well-behaved Ge quantum well (QW) p-channel metal-oxide-semiconductor field-effect transistors (pMOSFETs) were
fabricated on silicon-on-insulator (SOI) substrate. By optimizing the growth conditions, ultrathin fully strained Ge
film was directly epitaxially grown on SOI at about 450 °C using ultra-high vacuum chemical vapor deposition. In
situ Si2H6 passivation of Ge was utilized to form a high-quality SiO2/Si interfacial layer between the high-κ dielectric
and channels. Strained Ge QW pMOSFETs achieve the significantly improved effective hole mobility μeff as compared
with the relaxed Si and Ge control devices. At an inversion charge density of Qinv of 2 × 10
12 cm−2, Ge QW pMOSFETs
on SOI exhibit a 104% μeff enhancement over relaxed Ge control transistors. It is also demonstrated that μeff of Ge
pMOSFETs on SOI can be further boosted by applying an external uniaxial compressive strain.
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Background
Germanium (Ge) has been attracting tremendous re-
search interests for future pMOSFET applications due to
it possesses the higher hole mobility over Si. Theoretical
and experimental results proved that in order for Ge
channel transistors to have significantly improved mobil-
ity and driving current over their Si and SiGe channel
competitors, compressive strain is essential [1–3]. A
great deal of efforts were devoted to demonstrating bi-
axially strained Ge-based ultrathin quantum well (QW)
pMOSFETs [2, 4, 5], which have exhibited the advan-
tages of confining hole in the undoped quantum well,
eliminating dopant impurity scattering, and accommo-
dating very high strain in channel. Nonetheless, the de-
velopment of defect-free SiGe buffer with smooth
surface on Si raised a major challenge for Ge devices. It
was reported that, by optimizing the growth condition
and controlling the film thickness precisely, fully
strained Ge channel could be pseudomorphically grown
directly on Si and silicon-on-insulator (SOI) [6–8]. With
the low thermal budget device fabrication process, the
strain in channel region was maintained, which substan-
tially boosted the transistor performance. Studies
showed that the uniaxial compressive strain is also
promising for improving the mobility of Ge pMOSFETs
[9–11]. However, there is still lack of the study on the
combination effects between uniaxial and biaxial strain
on Ge pMOSFETs.
In this paper, ultrathin strained Ge QW pMOSFETs
on SOI are realized and characterized. Devices achieve
the superior hole mobility to the relaxed Si and Ge con-
trol transistors. Electrical performance of Ge QW tran-
sistors is further improved by applying the external




Ge channel was epitaxially grown on lightly doped
p-type SOI wafer using ultra-high vacuum chemical
vapor deposition tool. Before loading into the growth
chamber, the top Si layer was thinned down to about 7
nm using dry oxidation followed by the dilute HF etch-
ing. It is well known that, as Ge is epitaxially grown on
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Si, Ge islands tend to form in Stranski-Krastanow mode
due to the 4.2% lattice mismatch between Ge and Si.
The formation of Ge islands could be prevented by de-
creasing the growth temperature; nevertheless, the misfit
dislocations are preferred to appear in Ge layer to re-
lease the strain energy. To achieve the continuous and
defect-free epitaxial Ge film, we carried out the growth
of Ge (the growth of Ge) on ultrathin SOI with different
substrate temperatures. During the growth, the flow rate
of GeH4 in a H2 carrier gas is 20 sccm, the pressure in
growth chamber is about 10−4 Pa, and the growth duration
is 5 min. Figure 1 shows the atomic force microscope
(AFM) images of Ge film on SOI samples grown at various
temperatures. The formation of large numbers of Ge
islands was observed on the sample grown at 500 °C. With
the reduction of growth temperature to 400 °C, it was
found that many nanopits were yielded in Ge layer with the
self-assembled growth, which partially released the strain
energy. A flat surface was achieved for the Ge layer grown
at 450 °C without the observation of any nanostructure.
Experiments demonstrated that, as 3~5 nm Ge channel
was epitaxially grown on SOI, the transition from 2 to 3D
growth mode can be effectively suppressed with the growth
temperature ranging from 420 to 450 °C.
Device Fabrication
The key process steps for fabricating ultrathin fully
strained Ge QW pMOSFETs are shown in Fig. 2a. After
the epitaxial growth of strained Ge layer, Ge channel
was treated using in situ Si2H6 passivation at 350 °C for
15 min. Gate stack comprising hafnium dioxide (HfO2)
by atomic layer deposition and metal gate by physical
vapor deposition was formed. After the gate patterning
and etching, BF2
+ was implanted into drain and source
regions at an energy of 10 keV and a dose of 1 × 1015
cm−2. Self-aligned metallic source/drain (S/D) was
formed by depositing 10 nm nickel followed by a ther-
mal anneal (RTA) at ~450 °C for 30 s. During the Ni
germanosilicide, the p-type dopants in S/D regions were
partially activated by the dopant segregation. The re-
sidual Ni was removed by the concentrated H2SO4
cleaning. Using the similar process, Si and Ge control
pMOSFETs on bulk substrates were also fabricated.
Figure 2b shows the cross-sectional schematic of a
fabricated Ge pMOSFET. Figure 2c depicts the high-
resolution transmission electron microscope (HRTEM)
image of metal gate stack on strained Ge channel on
SOI. The thicknesses of defect-free Ge channel and
HfO2 dielectric layer are 3.7 and 4.0 nm, respectively.
Fig. 1 AFM images of epitaxially grown Ge on ultrathin SOI at a 500, b 400, and c 450 °C
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Excellent interface quality and a uniform SiO2/Si inter-
facial layer (IL) are observed.
Flexure-Based Bending Setup
Uniaxial compressive strain was introduced into the Ge
QW pMOSFETs on SOI through a mechanical flexure-
based wafer bending apparatus. The apparatus is able to
perform four-point bending upon chips positioned be-
tween loads and support, as shown in Fig. 3. The uni-
axial strain was always applied parallel to the channel
direction for the devices. The surface stress σ along the
channel direction is calculated by σ = E∙y∙t/[2a∙(L/2 −
2a/3)], where E is the Young’s Modulus, y is the sample
vertical displacement, t is the total thickness of the sam-
ple, L is the distance between the two supports, and a is
the distance between the support and load [12]. The
setup was calibrated with a load cell under the mounting
platform and a strain gauge bonding on the sample.
Before measurement, the handle Si of SOI wafer was
thinned down to about 300 μm by back side polishing to
make sure it can accommodate the large strain. The
values of Young’s modulus for Ge along [110] direction
is 138 GPa [13].
Results and Discussion
Figure 4a depicts the transfer characteristics of a typical
Ge QW pMOSFET on SOI with and without external
uniaxial compressive stress. The stress is along [110] and
parallel to the channel direction. The gate length LG of
the device is 3.5 μm. Device has a subthreshold swing
(SS) of ~90 mV/decade. The uniaxial stress has the neg-
ligible impact on the SS and the leakage floor character-
istics of the Ge transistor. Here, VTH is defined as the
VGS at a constant drive current of 10
−7 A/μm and a VDS
of−0.1 V. VTH is shown to be affected by the applied
uniaxial compressive strain. As uniaxial stress is applied,
devices exhibit a right shift of VTH. IDS−VDS curves at
different VGS–VTH for the devices are illustrated in
Fig. 4b, which demonstrate the IDS enhancement in de-
vices under the uniaxial compressive stress. A −250 MPa
uniaxial stress provides a 17% Ge IDS enhancement in
ultrathin Ge pMOSFET on SOI at VDD of 1.5 V.
Figure 4c shows the linear intrinsic transconductance
GM of the same pair of transistors in Fig. 4a. At VDS of
−0.1 V, a 24% peak GM is achieved in devices under
−250 MPa external uniaxial strain compared to the Ge
QW transistor without uniaxial strain.
To evaluate the intrinsic channel piezoresistance char-
acteristics for the Ge QW pMOSFETs, large amount of
devices with and without external uniaxial compressive
strain were measured with LG ranging from 3.5 to 9.5
μm. The total resistance Rtotal as a function of LG ex-
tracted at a gate overdrive of −1.5 V and VDS of −0.1 V
are plotted in Fig. 5. The intercept of the fitted lines with
the y-axis yields the value of source/drain resistance RSD.
RSD of Ge QW pMOSFETs on SOI is about 14 kΩ μm,
and it is observed that the external uniaxial stress has lit-
tle impact on RSD. The slope of ΔRtotal/ΔLG represents
the channel resistance Rch, which is related to the effect-
ive hole mobility μeff and inversion charge density. The
uniaxially strained pMOSFETs achieve a 24% reduction
in ΔRtotal/ΔLG slope i.e. Rch, compared to the devices
without uniaxial compressive strain. Experiment demon-
strates that the impact of external uniaxial strain on in-
version capacitance of Ge QW pMOSFETs is negligibly
small. Therefore, the decreasing of Rch is attributed to
the improvement in μeff for the transistors with the ex-
ternal uniaxial compressive stress.
μeff is a crucial factor, which affects the drive current
and GM of the devices. We extracted the μeff using the
ΔRtotal/ΔLG method. μeff was calculated by μeff = 1/
[WQinv(ΔRtotal/ΔLG)], where W is the channel width,
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Fig. 2 a Process sequence showing the key steps employed to fabricate
the ultrathin fully strained Ge QW pMOSFET on SOI. b Cross-sectional
view of a strained Ge pMOSFET with Si2H6 passivated interface. c HRTEM
images of the gate stack on strained Ge channel on SOI. The thickness of










Fig. 3 Schematic of the wafer bender for introducing uniaxial
compressive strain to the devices along the channel direction
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Qinv is the inversion charge density in Ge QW channel,
and ΔRtot/ΔLG is the slope of the Rtotal as a function of
LG plots as shown in Fig. 5. Qinv in the channel was cal-
culated by integrating the measured Cinv versus VGS
curves. Figure 6 illustrates the μeff as function of Qinv
characteristics of the Ge QW pMOSFETs on SOI with
and without a −250 MPa uniaxial stress. Comparison of
μeff for the Ge QW pMOSFETs with Si and Ge control
on bulk wafers is also presented. Ge QW pMOSFETs
under uniaxial compressive strain achieve a peak μeff of
897 cm2V−1s−1. At the low Qinv, Ge QW pMOSFETs
under uniaxial compressive strain demonstrate an 18
times higher μeff as compared with Si control devices. At
the Qinv of 2 × 10
12 cm−2, Ge QW pMOSFETs without
external uniaxial strain demonstrate a 104% μeff en-
hancement of over the relaxed Ge control device. This is
attributed to the fact that the biaxial compressive strain
in ultrathin Ge channel leads to the splitting of valence
bands, and top valence band populated by carrier has a
reduced effective mass than relaxed Ge [14, 15]. It is
noted that, under the external uniaxial compressive
strain, the Ge QW devices demonstrate a 24% μeff en-
hancement in comparison with the transistors without




Fig. 4 a Transfer and b output characteristics of a typical Ge QW
pMOSFET on SOI with and without a −250 MPa uniaxial stress, the
latter shows the drive current enhancement. c Devices under −250
MPa external uniaxial strain is observed to enhance the peak
intrinsic transconductance by 24% over the Ge QW transistor
without uniaxial strain
Fig. 5 Rtotal as a function of LG for the Ge QW transistors with and
without external uniaxial compressive strain at VGS−VTH of −1.5 V
and VDS of −0.1 V. The uniaxially strained pMOSFETs exhibit a smaller
ΔRtotal/ΔLG slope, indicating higher channel μeff compared to the
devices without uniaxial compressive strain
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compressive strain further decreases the effective hole
mobility, leading to the additional mobility enhance-
ment, along transport direction in strained Ge channel.
Conclusions
High-mobility strained Ge QW pMOSFETs with high
channel crystallinity on SOI platform are realized.
Devices exhibit good transfer and output characteristics
and a significantly improved μeff over Si and Ge control
pMOSFETs. Ge QW pMOSFETs on SOI obtain a 104%
improvement in μeff in comparison with the relaxed Ge
control transistors at a fixed Qinv of 4 × 10
12 cm−2. Ge
QW pMOSFETs on SOI under an external uniaxial
compressive stain achieve a further μeff enhancement,
contributing to the reduced Rch and the improved drive
current over the transistors without external uniaxial
compressive stain.
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Fig. 6 μeff versus Qinv for Ge QW pMOSFETs on SOI with and without
a −250 MPa uniaxial stress. Ge pMOSFETs on SOI demonstrate a 104%
μeff improvement over relaxed Ge control device at the Qinv of 2 ×
1012 cm−2. The μeff of the devices under −0.18% uniaxial strain along
[110] channel direction is further improved by 24%. Ge QW pMOSFETs
on SOI with uniaxial compressive strain obtain a peak μeff of 897 cm
2/V
s. Eighteen times higher μeff over Si control devices is achieved in
uniaxially strained Ge QW pMOSFETs at low Qinv
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